In this letter, we present a new linearization method for a voltage controlled oscillator (VCO)-based quantizer in an analog-to-digital converter (ADC). The nonlinearity of the VCO generates unwanted harmonic spurs and reduces the signal-to-noise and distortion ratio (SNDR) of the VCO-based quantizer. This letter suggests a frequency-to-current feedback method to effectively suppress harmonic distortion. The proposed method decreases the harmonic spurs by more than 53 dB. And a VCO-based quantizer employing the proposed linearization method achieves a high SNDR of 74.1 dB.
Introduction
Recently, there are difficulties in voltage-domain circuit design with decreases in supply voltage with complementary metal-oxide semiconductor (CMOS) technology scaling down. But time resolution has improved to under tens of picoseconds in the 90nm CMOS process because the effect of the parasitic component is decreased [1] . Therefore, design of time-based circuits (for example, the frequency-to-digital converter (FDC) or the time-to-digital converter (TDC) using a sub-micron CMOS process, is of great interest.
The VCO-based quantizer is usually composed of a VCO and a phase counter, as shown in Fig. 1(a) . A VCO generates the phase proportionally by input voltage. The output frequency is quantized by counting edges using a phase counter, such as a FDC. The quantization noise of the previous sample affects that of the current sample, because the VCO generates continuous phase output. So, a VCO-based quantizer can achieve inherent first-order quantization noise shaping [2] .
The main design difficulty of a VCO-based quantizer is attributed to the nonlinearity of the VCO gain, as depicted in Fig. 1(b) , which generates harmonic spurs as illustrated in Fig. 1(c) , and consequently, reduces the SNDR and effective number of bits (ENOB) of a quantizer. Several techniques have been proposed to compensate for this nonlinearity. Kim et al. [2] used a digital reverse-mapping circuit of the nonlinear VCO gain using an external FPGA at the end of the quantizer. Hamilton et al. [3] and Yoon et al. [4] employed two identical VCO-based quantizers to remove odd harmonic spurs. However, even harmonics still remain. Iwata et al. [5] and Straayer and Perrott [6] employed analog feedback using a digital-to-analog converter (DAC), which needs many complex analog components.
In this paper, we present a simple and effective linearization technique for reducing harmonic distortion of a VCO-based quantizer using frequency-to-current feedback, which can be easily integrated in a small chip area and can suppress all the harmonic spurs.
Linearized Multi-bit VCO-based
Quantizer Design Fig. 2(a) shows a block diagram of the proposed VCObased quantizer. The frequency-to-current feedback structure for improving the linearity of the VCO is applied. First of all, the phase counter changes the VCO output phase to a digital code at every clock edge. At the same time, the output frequency of the VCO is sampled and is converted to current in the frequency-to-current (FC) converter. The converted current is compared with input current V in /R. The error current is integrated into the loop filter. And finally, output voltage of the loop filter controls the VCO.
The detailed circuit is shown in Fig. 2 (b). The VCO makes 31 phases in the proposed structure. The phase counter consists of the 31 arrays, and each one is composed of two D flip-flops and a subtractor as the XOR gate. Counting the VCO edge's previous and current clock makes the thermometer 31-bit output data from the difference of the previous and current counting data [2, 6] . Consequently, we achieve the binary five-bit output value from the thermometer 31-bit data using the thermo-tobinary decoder. The switched capacitor circuit, which is driven by one of the 31-phase VCO outputs through the non-overlapping phase generator (NOPG), is employed for frequency-to-current conversion. The switched capacitor acts as a resistor, inversely proportional to the clock frequency, with a value of 1/(C 1 ·f vco ). The net current through the integrating capacitor C 2 should be zero in the steady state with the FC converter current and the reference current V ref /R B . Assuming the operation amplifier is ideal, the node equation can be obtained by applying Kirchhoff's current law with the input current [7] .
The reference voltage V ref is usually set to V DD . And if all the circuits are realized differentially, V int can be set to zero. Then, rearranging the above equation, the VCO output frequency becomes
where f c is the center frequency, and ∆f is the tunable frequency range. The center frequency and the tunable range can be adjusted independently by R A , R B , and C 1 .
Nonlinearity Reduction
The relationship between the frequency and the control voltage of a VCO can be simplified in the phase domain, as shown in Fig. 3 . The nonlinear relation between the frequency of the VCO and the control voltage can be expressed as:
The first term (K vco ·v c ) represents the linear part; the second and third terms (f nl ) designate the nonlinear parts. The nonlinear part generates the harmonic spurs in the output. In the proposed architecture, these harmonic spurs originating from the VCO nonlinearity can be considerably reduced through negative feedback, and the amount of teristic is expressed as a high-pass filter, the lower is the applied input frequency of the quantizer, and the higher harmonic reduction is achieved.
Simulation Results
The proposed VCO-based quantizer is simulated using Verilog-A, where V ref = 1 V, f clk = 1 GHz, R A = R B = 20 kΩ, C 1 = 100 fF, and C 2 = 500 fF. A center frequency of f c is determined by 1/R B ·C 1 = 500 MHz with Eq. (2). A 31-phase ring-type VCO is used with a control voltage range of 0.1 -0.9 V. Fig. 4 shows the simulated nonlinear VCO gain with a tuning range of 0.1 -0.9 GHz and also the linearized VCO gain after the FCC feedback is applied. The frequency of the linearized VCO is measured at the output of the VCO in front of the phase count. A significant linearity improvement is achieved without changing the original gain.
The output spectrums of the proposed quantizer and conventional quantizer are shown in Fig. 5 ; 20 dB noise slopes are attributed to the first-order noise shaping characteristics of the phase counter using D flip-flops. As expected, high second and third harmonic spurs appear in the conventional VCO-based quantizer, as shown in Fig.  1(a) . However, the harmonic spurs dwindle substantially with the proposed FCC feedback applied. Second harmonic spurs decrease by about 53 dB and 33 dB, or more, with input frequencies of 100 kHz and 1 MHz, respectively, and third harmonic spurs suppress roughly more than 49 dB and 29 dB in both frequencies, respectively. The amount of the harmonic reduction is well matched with the expected value from Eq. (4). Table 1 presents the comparisons of the recently reported VCO-based quantizers. The proposed quantizer shows comparable or superior performance due to the novel switched capacitor linearization technique, despite the simple linearization scheme.
Conclusion
A new linearization method for a VCO-based quantizer with low harmonic distortion is proposed. The nonlinearity of the VCO is effectively suppressed with a frequency-tocurrent feedback (FCC) configuration. Both even and odd harmonic spurs are simultaneously reduced in the proposed VCO-based quantizer. Second harmonic spurs decrease approximately 53 dB and 33 dB more with input frequencies of 100 kHz and 1 MHz, respectively, and third harmonic spurs decrease about 49 dB and 29 dB more in both frequencies. The proposed VCO-based quantizer achieves a high SNDR of 74.1 dB. 
